Sparse matrix-vector multiplication (SpMV ) operations are commonly used in various scienti c and engineering applications. e performance of the SpMV operation o en depends on exploiting regularity pa erns in the matrix. Various representations and optimization techniques have been proposed to minimize the memory bandwidth bo leneck arising from the irregular memory access pa ern involved. Among recent representation techniques, tensor decomposition is a popular one used for very large but sparse matrices. Post sparse-tensor decomposition, the new representation involves indirect accesses, making it challenging to optimize for multi-cores and even more demanding for the massively parallel architectures, such as on GPUs.
INTRODUCTION
Sparse matrix-vector multiplication (SpMV ) is a key operation in many scienti c and engineering applications. As SpMV is typically memory bandwidth and latency bound, it plays a signi cant role in determining the overall execution time as well as the scalability of an application. Utilizing the architecture-speci c memory model to reduce its memory bandwidth requirement is a major challenge, especially for highly parallel architectures such as GPUs, where exploiting the regularity in unstructured accesses is key. Numerous prior works have been proposed to improve the performance of SpMV, including that of the development of new sparse representations (Bell and Garland 2009; Mahmoud et al. 2018; Sun et al. 2011) , representation-speci c optimizations (Belgin et al. 2009; Bell and Garland 2009; Guo and wei Lee 2016) and architecture-speci c techniques (Baskaran and Bordawekar 2009; Bell and Garland 2009; Liu et al. 2013; Mellor-Crummey and Garvin 2004; Shantharam et al. 2011; Vuduc and Moon 2005; Williams et al. 2007; Wu et al. 2013 ).
Tensor decomposition (Kolda and Bader 2009 ) is a popular technique to represent the LHS matrix in SpMV as a combination of a tensor and other auxiliary data structures in a way that drastically reduces the amount of storage.
Tensor decomposition has found use to perform SpMV operations e ciently across many domains such as digital signal processing (Cichocki et al. 2015; Lathauwer and de Baynast 2008; Lathauwer and Vandewalle 2004; Sidiropoulos et al. 2017) , machine learning (Sidiropoulos et al. 2017) , data mining (Acar et al. 2005 (Acar et al. , 2006 Papalexakis et al. 2016; Sun et al. 2006a,b) , computational biology (Acar et al. 2007a,b; Beckmann and Smith 2005; Li and Ngom 2013; Mørup et al. 2007 Mørup et al. , 2008 Mørup et al. , 2006 Vos et al. 2007 ) and several more mentioned by Kolda and Bader (Kolda and Bader 2009 ). Tucker et al. (Tucker 1966 ) presented a widely used tensor decomposition technique based on high-order singular value decomposition. Tucker's technique is used in a range of applications (Kolda and Bader 2009; Perros et al. 2016; Yokota and Cichocki 2014; Zubair and Wang 2013) . More importantly, the Tucker model is used to perform low-rank decomposition of tensors to depict the sparse representations of matrices, and this is commonly referred to as the Sparse Tucker Decomposition (STD) (Tucker 1966 ). e major challenge for an STD-based application however is that the sparse representation entails multiple indirect array accesses. erefore, e ciently utilizing multi-core and many-core architectures poses a signi cant di culty because such accesses are both memory latency and bandwidth unfriendly. However, employing STD for an SpMV operation is a necessary trade-o considering the reduction in memory utilization obtained for a sparse matrix. Building brain connectivity graphs or the wiring diagram of neural circuitry of the brain, termed as connectome, is an exciting computational neuroscience conundrum involving large but sparse matrices. Understanding the neural pathways is key to studying the connection between brain-regions and behavior. Principally, a connectome can be described at various scales based on the spatial resolution (Merboldt et al. 1985; Sporns et al. 2005; Wallace et al. 2004 ).
e scales can be primarily categorized as microscale, mesoscale and macroscale (Kennedy et al. 2016) . A microscale connectome is a neuron-to-neuron brain graph involving 10 11 nodes (neurons) and 10 17 edges (neuronal Manuscript submi ed to ACM connection); currently, obtaining and processing such large data appears infeasible. A mesoscale connectome building technique is based on anatomical properties of the brain, which again is not a viable choice due to poor resolution of electron-microscopy (Briggman and Bock 2012; Kasthuri et al. 2009 ). Once technology is enhanced, optimizing such large sparse datasets will still be a formidable problem. In contrast, a macroscale level connectome (Craddock et al. 2013 ) divides a brain model into 3D volumes called voxels (in the order of 10 6 in number); this is thus a much more tractable approach.
Di usion-weighted Magnetic Resonance Imaging (dMRI ) is a popular macroscale choice, that captures the di usion of water molecules in the brain. e dMRI along with tractography techniques can be used to estimate white ma er connectivity in the human brain. ese pathways represent physical connections between brain regions and when analyzed in conjunction with behaviour, can provide interesting insights into brain-behaviour relationships. ese insights are o en essential in diagnosing diseases of the brain such as Alzheimer's Disease (Mueller et al. 2005 ), a neurodegenerative disorder involving degradation of white ma er. While the non-invasive nature of dMRI enables studying structural connectivity in-vivo in humans, it su ers from a major limitation in that the validity of the results cannot be tested easily due to the lack of access to ground truth (Jones 2010; Maier-Hein et al. 2017) . Data acquisition protocols and tractography approaches o en depend on the speci c scienti c questions being addressed and can di er signi cantly across cohorts. us, a standardized evaluation technique to assess connectomes and establish evidence for white ma er pathways is critical for accurate and reliable estimation of structural connectivity in the brain.
One such technique that addresses these shortcomings is the Linear Fascicle Evaluation (LiFE) Pestilli et al. 2014) , an algorithm that prunes white ma er connectomes to produce an optimized subset of bers that best explain the underlying di usion signal. LiFE posits that the di usion signal in a voxel (a volume of brain tissue) can be approximated by a weighted sum of the individual contribution of every streamline traversing that voxel. e model thus entails a simple constrained optimization problem where the weights associated with every streamline are estimated by minimizing the error between the measured and predicted di usion signal. is optimization is carried out using a variant of the gradient descent method -the Subspace Barzilai-Borwein non-negative least squares (SBBNNLS) algorithm (Kim et al. 2013) , and involves iterative matrix multiplications. However, large execution times and memory requirements have precluded the large-scale use of the LiFE algorithm. While the memory issues have recently been addressed with the use of sparse representations (Sparse Tucker Decomposition (Tucker 1966)) of the data, the matrix-vector multiplications, transformed to a more complex sequence of operations as presented by are still computationally demanding, involving multiple indirect array accesses. Optimizing the transformed SpMV operations on both multi-cores and GPUs is a challenging task that is memory latency and bandwidth bound even for low-resolution dMRI datasets.
In literature, several prior works have been proposed to tackle irregular applications for both multi-core and GPU systems such as (Arenaz et al. 2005; Lorenzo et al. 2007; Venkat et al. 2015 Venkat et al. , 2016 Venkat et al. , 2014 . ese approaches use inspector/executor paradigm (Arenaz et al. 2005) to exploit regularity in unstructured accesses. One such approach is presented by Venkat et al. (Venkat et al. 2014 ) to automate the code generation for a particular class of application performing SpMV on GPUs. Other studies show various compiler transformations to reduce the runtime overhead of code generation by the inspector step in (Venkat et al. 2015) , and generate optimized code for wavefront parallelization for sparse-matrix representation in (Venkat et al. 2016) . ese works have presented a semi-automatic approach to analyze the data (using the inspector step) and then generate the optimized code (using the executor step).
Note that these works are limited to read non-a ne accesses. However, our work targets optimization of the SpMV operations of LiFE, where the sparse matrix is decomposed using the STD technique. e new representation of the matrix involves multiple irregular accesses which includes both read as well as write array access. erefore, due to presence of such type of accesses, the exiting works will have a high runtime overhead. However, in this work, we present a speci c data restructuring method tuned for LiFE with low run-time overhead. Furthermore, the prior works amortizes the overhead due to inspector/executor across the iterations of a loop in a program. In contrast, our work amortizes the overhead due to restructuring across the several runs of the same program along with the iterations of a loop. Additionally, our data restructuring optimization could potentially be generalized and extended to other applications employing STD, although one would have to look for similar or other data pa erns. us, our work proposes a tailored data restructuring method to tackles indirect access of SpMV operations used in LiFE.
Prior works on optimizing the LiFE application considered distributed systems and GPUs. Gugnani et al. (Gugnani et al. 2017 ) proposed a distributed memory based approach using MPI and OpenMP paradigms to parallelize the SpMV operations of LiFE and obtained a speedup of 8.7× over the original approach. On the other hand, Madhav (Madhav 2017) developed a fast GPU implementation to optimize the SpMV operations of LiFE by incorporating simple optimization techniques. In another work, Kumar et al. (Kumar et al. 2019 ) proposed a GPU-accelerated implementation for ReAlLiFE (Kumar et al. 2019 ), a modi cation of LiFE application that introduced regularized pruning constraint to build connectomes.
In this work, we optimize the SpMV operations by performing a number of target-independent and target-dependent
optimizations. e target optimizations comprises: (1) standard compiler optimizations, (2) various data restructuring methods, and (3) techniques to partition computations among threads. ese optimizations can be automated and extended to other applications performing SpMV operations where the matrix is decomposed using STD. e targetdependent optimizations that we propose for multi-core architectures are following: (1) e cient synchronization-free thread mapping, and (2) utilizing BLAS calls, and for the GPUs the optimizations includes optimal techniques to map threads at the granularity of warps, thread blocks and grids. Tailoring these optimizations for the LiFE application,
we obtain a speedup of 27.12× for our highly optimized and parallelized CPU code over the original sequential implementation, and speedups of 5.2× and 1.87× for our optimized GPU implementation over a reference optimized GPU implementation (developed by Madhav (Madhav 2017)) and over the ReAl-LiFE GPU implementation (tweaked to perform same computations as the LiFE application) respectively. In addition, our work can express the SpMV operation of LiFE in a high-level language and abstract out other information using a domain-speci c language (DSL) approach. Using the domain information, we can perform optimizations that provide signi cant improvements in performance and productivity. As a proof-of-concept, we extend PolyMage (Mullapudi et al. 2015) , a DSL designed for image processing pipelines, to express the key matrix operations in LiFE and automatically generate optimized CPU code to obtain similar performance improvements compared to that of our hand-optimized CPU implementation.
e key contributions of this paper are as follows:
• We address challenges involved in optimizing SpMV operations of the LiFE application on multi-cores and GPUs by proposing various architecture-agnostic and architecture-dependent optimizations.
• e target independent optimizations includes: (1) standard compiler optimizations to avoid unnecessary and redundant computations, (2) data restructuring methods to deal with multiple indirect array references that in turn make further optimizations valid and fruitful, and (3) e ective partitioning of computations among threads to exploit coarse-grained parallelism while avoiding the usage of an atomic operation.
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• e CPU-speci c optimizations comprises: (1) e cient synchronization-free thread mapping method to reduce load imbalance, and (2) mapping to BLAS calls to exploit ne-grained parallelism.
• e GPU-speci c optimizations include: (1) leveraging ne-grained parallelism by utilizing a GPU's resources such as shared memory and the shu e instruction, and (2) e ectively transforming loops to map iterations in a be er way.
• en we present new constructs added to the PolyMage DSL to represent a sparse matrix and automatically generate optimized CPU code for the SpMV operations of the LiFE application.
• We present experimental results and analysis to show the usefulness of the optimizations we incorporated for SpMV of LiFE, and also compare them with the existing implementations.
• We present experimental results and analysis by varying various LiFE application parameters such as the number of voxels, number of bers and di erent tractography techniques used to process the dMRI data for generating a connectome in the LiFE.
e rest of this paper is organized as follows. We provide background on the LiFE application in Section 2. We describe the problem and challenges pertaining to optimizing SpMV computations of LiFE in Section 3. e target-dependent and the target-independent optimizations are described in Section 4. en we present the constructs developed in the PolyMage DSL to generate an optimized parallelized CPU code for the SpMV operations in Section 5. Section 6 presents details and analysis of experiments we performed by varying various parameters of LiFE, the bene ts of each optimization in an incremental manner, and a comparison of various implementations of the SpMV. Related work is discussed in Section 7, followed by conclusions and future works in Section 8.
BACKGROUND
In this section, we introduce the LiFE model, the optimization algorithm, the essential computations involved in this algorithm as well as highlight the bo lenecks which have been addressed in subsequent sections.
LiFE Algorithm
Given a whole brain connectome obtained from di usion data, the goal of the LiFE is to retain only those bers that best predict the underlying di usion signal. Let the total number of voxels in which the signal is measured be N v .
In each voxel, the signal is obtained along multiple non-collinear gradient directions (N θ ), and is represented by a vector y ∈ R N θ N v . Further, the contribution of each ber f traversing voxel v is encoded in an array
where N f is the total number of bers in the connectome. In each voxel, v, LiFE models the di usion signal measured along each gradient direction θ as the weighted sum of the contributions of every ber traversing v. In other words, a candidate connectome is pruned to obtain optimized connectome that best estimate the underlying di usion signal.
us, the signal across all voxels and all gradient directions can be summarized as:
where y ∈ R N θ N v is a vector containing demeaned di usion signal for all voxels (v) across all the gradient directions (θ ).
Matrix M ∈ R N θ N v ×N f , contains di usion signal contribution by each fascicle (f) at a voxel (v) in all di usion directions (θ ), and the w ∈ R N f vector contains the weight coe cients for each streamline fascicle (Figure 1 ). Equation 1 is used to estimate the weights by minimizing the error, is solved using following non-negative least-squared optimization problem: e major challenge in solving Equation 2 is the signi cantly high memory requirements of the matrix M. Even for small datasets, M can consume about 40GB. In another work, the authors of LiFE proposed the ENCODE framework (Pestilli and Caiafa 2016b) , wherein Sparse Tucker Decomposition (STD) (Tucker 1966) , a sparse multiway decomposition method to encode brain connectome, was used to reduce the memory consumption by approximately 40×. Using the STD technique, the di usion signal contribution for a voxel (v), M v ∈ R N θ ×N f is represented as:
where S 0 ( ) is the di usion signal measured in absence of gradient, D ∈ R N θ ×N a is a dictionary matrix for canonical di usion atoms estimating individual streamline ber based on their orientation and signal contribution, and Φ v ∈ R N a ×N f is a sparse binary matrix, whose column indicate primary contributing atoms in individual bers, in that voxel. us, an equation for all can be re-wri en as:
where Φ × 1 D × 2 S 0 is 3D representation of matrix M and Φ is a 3D representation ∀ Φ v , with the goal to minimize the error between Y and y of Equation 1. e optimization problem of Equation 4 is solved using sub-space Barzilie-Borwein non-negative least squares (SBBNNLS) algorithm (Kim et al. 2013) . Typically, the SBBNNLS algorithm takes more than 500 iterations to converge, accounting for more than 92% (3-12h) of the total execution time of LiFE (for the original naive sequential C language code). Given w 0 as the initial weight vector, for every iteration, the weight vector is updated based on following equation:
Algorithm 1 SBBNNLS algorithm used in the LiFE algorithm (rewri en to represent matrix computations) 1: Given M as a connectome matrix, b as demeaned di usion signal, and w 0 (a vector) as initial approximation 2: For i ← 0, N − 1 3: e gradient descent method is performed to update weight vector using following computation:
Gradient is calculated using:
e α (i) value is computed for di erent iterations as follows: (a) ODD iteration: where gradient,
and the α (i) step value for every even iteration is computed using,
and for the odd iterations using,
e Equations 5-8 represent typical computations necessary for SBBNNLS of LiFE, also shown in Algorithm 1. Note that the tilde sign over gradient˜ and "+" subscript in Equation 5 indicates projection to positive space, i.e., negative values are replaced by zeros.
Matrix Computations using Sparse Tensor Decomposition
e SBBNNLS algorithm involves two compute-intensive SpMV operations involving the matrix M, i.e., Mw and M T y.
On an average, every iteration (even or odd iteration) of SBBNNLS requires the Mw operation twice and M T y 1.5 times.
In Figure 2 , it is shown how these simple SpMV operations are transformed to a complex sequence of operations once the matrix M is decomposed to a sparse format using STD. e sparse tensor (Φ) stores non-zero indices, (atomsPtr, voxelsPtr and bersPtr), along with the values vector (valuesPtr). In Figure 3 , one can observe that the three indirection vectors of the Φ tensor -atomsPtr, voxelsPtr and bersPtr, redirects to the dictionary matrix DPtr, demeaned di usion signal vector YPtr and weight vector wPtr respectively. e detailed algorithm for Mw and M T y matrix operations are described in . e number of iterations of the outermost loop depends on the number of coe cients (N c ) representing the non-zero indices in the Φ tensor or the size of the atomsPtr/voxelsPtr/ bersPtr vectors.
e number of iterations of the innermost loop depends on the di usion directions (N θ ). Note that the innermost loop of Mw and M T y corresponds to daxpy and dot-product operations respectively. It is also important noting that the wPtr vector is projected to the positive space; hence, the wPtr vector becomes sparser as it is updated a er the execution of each iteration of SBBNNLS (negative values are replaced by zeros due to non-negativity property of SBBNNLS). (Pestilli and Caiafa 2016b) .
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PROBLEM AND CHALLENGES
In this section, we discuss problems and challenges associated with optimizing the SpMV operations used in the SBBNNLS algorithm.
Large dataset
In Equations 5-8, we observe that there are two major SpMV operations involved, namely, y = Mw and w = M T y. e size of the matrix M depends on parameters such as the number of voxels (N v ), the number of fascicles (N f ) and the number of di usion directions (N θ ). e number of di usion direction varies from 10-300, voxels range from 10 5 to 10 6 and bers from 10 5 to 10 7 ; therefore, the memory consumption may range from a few GBs to PBs. us, the matrix will typically not t in commonly used memory systems. e authors of the LiFE application analyzed the connectome matrices and found that they are highly sparse in nature (Pestilli and Caiafa 2016b; Pestilli et al. 2014 ). Hence, they proposed a low-rank Sparse Tucker Decomposition (STD) (Tucker 1966 ) based approach to represent the matrix M in a sparse tensor format and decompose it using domain-speci c information. A er decomposition, a new challenge of multiple irregular accesses is introduced, and this is discussed later in this section.
Architecture-specific Challenges
We will discuss some architecture-speci c challenges posed in optimizing the SpMV operations of SBBNNLS.
Multi-core architecture: In multi-core architectures, the processor can execute multiple independent instructions in parallel, hence improving the speed of a program. Shared memory multi-core architectures uses a multi-level cache memory to hide latency and reduce memory bandwidth utilization.
Improving data reuse: Shared memory multi-core architectures uses multi-level cache memory to minimize the delay caused due to memory latency. Hence, the data accessed multiple times should be reused optimally before eviction from the cache memory.
Exploiting coarse-grained parallelism: Coarse-grained parallelism is spli ing of large chunk of a program so that the communication is minimized across the core. However, the coarse-grained parallelism requires load balancing so that no core remains idle.
Exploiting ne-grained parallelism: Fine-grained parallelism is spi ing small chunks of programs to facilitate load balancing. However, faces a shortcoming of overhead caused due to usage of synchronization barrier.
GPU architecture: Modern GPUs are massively parallel, multi-threaded, multi-core architectures with a memory hierarchy signi cantly di erent from CPUs. Exploiting this parallelism and the various levels of the memory hierarchy on a GPU is key to e ectively optimizing the SpMV operations of SBBNNLS.
Exploiting massive parallelism: An appropriate partitioning and mapping of threads to a thread block or a grid is essential to exploit the massive parallelism on GPUs. One of the challenges here is to reduce the overhead of communication across the thread blocks and warps/threads of a thread block.
E ciently using the GPU memory model: e SMs of a GPU share global memory, whereas local memory is allocated for a single thread. Shared memory is used for sharing data among threads of a thread block. A GPU provides multiple levels in its memory hierarchy to minimize the usage of memory bandwidth.
Coalesced memory accesses: Global memory accesses are grouped such that consecutive threads access successive memory location. When the threads of a warp access memory contiguously, the access is considered fully coalesced otherwise considered partially coalesced access. Coalesced memory accesses helps to reduce memory bandwidth requirement by loading local memory in as few memory transactions.
Indirect Array Accesses
As discussed in Section 2.2, a er STD-based tensor decomposition, the SpMV operations of LiFE have several indirect array accesses. e challenges that arises for CPUs due to unstructured accesses are following: (a) the data reuse is low, hence memory bandwidth is poorly utilized, and (b) the code is executed sequentially to avoid data races that occur due to the dependent accesses. For GPUs, these irregular references (a) hinder the utilization of massive parallelism of GPUs since synchronization and an atomic operation is required to avoid data races, and (b) hamper the usage of various fast GPU memory spaces and coalesced memory accesses. ese are thus the main challenges in optimizing the SpMV operations of the LiFE algorithm on general-purpose multi-core and GPU systems.
OPTIMIZATIONS
In this section, we discuss details of the techniques we incorporate to optimize the SpMV operations used in the LiFE algorithm. Firstly, we discuss target-independent optimization techniques, followed by target-speci c optimizations for parallel architectures such as multi-core and GPU systems. We denote the SpMV operations for computing the di usion signal (y = Mw) with DSC and the weight (w = M T y) with WC. Also, in the discussion, wherever we refer to a sub-vector of a vector (Figure 4) , it corresponds to any contiguous part of a sorted indirection vector having the same element value. 
Target-independent optimizations
is section introduces target-independent optimizations such as: (1) basic compiler optimizations to avoid unnecessary and redundant computations, (2) various data restructuring methods for inducing a potential regularity in the irregular accessed data; also contributing to make further optimizations valid and fruitful, and (3) di erent ways to partition computations among parallel threads to e ectively exploit parallelism with low synchronization overhead.
Basic Compiler Optimizations:
In this sub-section, we discuss some of the standard compiler optimizations that we incorporate to obtain trivial performance improvement.
Removing redundant computation: e dictionary matrix (DPtr) and the demeaned di usion signal matrix (YPtr) are used in the vector format for the SpMV operations (refer to Figure 3) . erefore, to compute the actual o set of these vectors, we multiply the number of di usion direction (N θ ) with the elements of the atomsPtr and voxelsPtr indirection vectors. e original sequential CPU code computes the actual o set for every iteration of the SpMV operations of the SBBNNLS algorithm. However, we removed this redundant computation, by computing it one time before the start of SBBNNLS in the MATLAB code of LiFE. is reduced the overhead of computing the actual o sets for DPtr and YPtr in the SpMV computations.
Loop-invariant code motion: Loop-invariant code motion optimization is utilized when a code fragment performs the same operation and computes the same output value for the di erent iterations of a loop, then that code fragment is hoisted out of the loop. In LiFE, the DSC operation computes the product of the weight vector (wPtr) and the values vector (valuesPtr), which remains same for the innermost loop of SpMV operations. Hence, this code fragment is hoisted out and its result is stored in a temporary variable to utilize it across the several iterations of the loop. us, this optimization reduced the overhead of computing the invariant-code from several times for the innermost loop to one time.
Strength reduction for arrays: Some expressions that take more memory and CPU cycles to execute, can be compensated by an equivalent though less expensive expression. In LiFE application, the indirection vectors such as atomsPtr, voxelsPtr and bersPtr are stored and passed as a double precision data type, and used as an index (a er explicit type conversion to integer) for the DPtr, YPtr and wPtr vectors respectively. us, to reduce memory consumption and exploit a less expensive expression for these double precision indirection vectors, they are casted to the integer data type. is optimization is incorporated before the start of SBBNNLS in the MATLAB code and utilized across the several iterations of SBBNNLS. In addition to that, this optimization helped to cut down the data transfer overheads on GPUs due to the reduced size of the indirection vectors.
ese simple and straightforward optimizations can be incorporated for both the DSC and WC operations without much e ort.
Data
Restructuring: e LiFE algorithm is highly irregular due to the presence of multiple indirectly accessed arrays. In Figure 2 , we observe that due to the STD-based representation of the matrix M in SpMV, three indirection vectors are involved -atomsPtr, voxelsPtr and bersPtr, redirecting to the DPtr, YPtr and wPtr vectors respectively. ese indirect array accesses procure low data reuse and prove to be a major hindrance in code parallelization as well; thus, they are a major bo leneck in optimizing the SpMV.
A er analyzing the sparse datasets of LiFE, we observe that there exist several element values of an indirection vector redirecting to the same location of an indirectly accessed vector. erefore, this is a potential source to exploit data locality. To utilize this property of the sparse datasets, we restructure the Phi tensor (3-D sparse representation of M, represented by Φ) data based on an indirection vector to leverage regular data access pa erns. If the Φ tensor is restructured based on one of the indirection vectors (for example voxelsPtr), then the other indirection vectors (such as atomsPtr and bersPtr) are accessed irregularly. Hence, a major challenge in optimizing this irregular application is to identify a near-optimal method to restructure with low runtime overhead. us, to achieve high performance for an SpMV operation, we determine the data restructuring to be incorporated at runtime based on the choice of a dimension (such as atom, voxel or ber). We now discuss di erent data restructuring choices coupled with their strengths and weaknesses.
Atom-based Data Restructuring: In the atom-based data restructuring method, we sort the atomsPtr vector, and depending on that, the Φ tensor is restructured by reordering the voxel, ber, and values dimensions. is method captures data reuse for the dictionary vector DPtr in both the DSC and WC operations; but it leads to poor data reuse along the other two indirectly accessed dimensions, that is, voxel and ber.
Voxel-based Data Restructuring: In the voxel-based data restructuring method, we sort the voxelsPtr vector, and depending on that, the Φ tensor is restructured by reordering the atom, ber, and values dimensions.
is data restructuring method captures data reuse for the demeaned di usion signal vector YPtr in the DSC and WC operations;
but it leads to poor data reuse along the other two indirectly accessed dimensions, atom and ber.
Fiber-based Data Restructuring: In the ber-based data restructuring method, we reorder bersPtr, and depending on that, the Φ tensor is restructured by reordering the atom, voxel, and values dimensions. e ber-based approach captures data reuse for the wPtr vector. However, this approach loses a chance to capture data reuse for the vectors YPtr and DPtr. By inspection we found that YPtr and DPtr vectors captures a much be er regular data access pa ern compared to wPtr. us, we skip the ber-based data restructuring for further analysis.
Hybrid Data Restructuring: Hybrid data restructuring technique is a merger of the atom-based and the voxel-based data restructuring methods. In this technique, we rst execute the DSC and WC operations for both the atom-based and the voxel-based restructuring method three times, and based on the average execution time, we select a dimension that achieves be er performance for an SpMV operation. erefore, we obtain data reuse along the atom dimension or the voxel dimension. en, the Φ tensor is restructured again by reordering the sub-vectors of the selected dimension, to capture a chance of data reuse along the other dimension (that is, other than the selected dimension). is technique will be useful for very large datasets. However, currently for this method, the performance improvement is almost negligible due to the data access pa erns of the low-resolution datasets used by us and additionally, this technique has a high overhead of an additional data restructuring. Hence, we skip the hybrid-based restructuring for further evaluation as we use only low-resolution datasets (having small memory utilization) for our evaluation.
Another advantage of data restructuring besides from that of signi cant improvements in data reuse due to regular accesses is that the other optimizations to exploit parallelism and reduce synchronization overheads (discussed later in this section) become valid and pro table. erefore, data restructuring play a key role to optimize the SpMV operations of LiFE.
e data restructuring to be incorporated is dependent on the input dMRI data and other parameters (such as the number of voxels and bers) along with a tractography algorithm used. erefore, we automate the determination of the data restructuring at runtime, by choosing a technique having lower average execution time for three runs. We included the data restructuring optimization in the LiFE algorithm's MATLAB implementation before invoking the SBBNNLS algorithm, so that the overhead (3-5% of the total execution time of SBBNNLS) is amortized across several iterations of the non-negative least-squared algorithm. Note that for a di erent architecture and an SpMV of LIFE, the data restructuring technique that obtains a near-optimal performance may vary.
Computation Partitioning:
Post data restructuring, the other problem in improving performance of the SpMV operations was the usage of an atomic operation, which was required due to parallel threads performing a reduction in the DSC and WC operations (Figure 3 ). is causes a high synchronization overhead at runtime, detrimental to the exploitation of massive parallelism on multi-cores and GPUs. We note that the communication among threads can be reduced by mapping computations of the outermost loop of SpMV to a single thread based on the coe cient (N c ) Manuscript submi ed to ACM parameter of the LiFE, or on the atomsPtr or the voxelsPtr dimension. us, another major challenge in optimizing the SpMV operations is to determine a method to partition computations for e ectively exploiting parallelism and further improving the data reuse for the YPtr and DPtr vectors. We discuss various approaches to handle the computations performed by each thread block in addition to their merits and demerits in detail.
Coe cient-based computation partitioning: In the coe cient-based computation partitioning technique, a single thread handles computations of a single coe cient or in other words single non-zero value of the sparse tensor (Φ). e parallelism provided by multi-cores and GPUs can be e ectively used by the coe cient-based technique, but this leads to a loss of data reuse for the YPtr and DPtr vectors. Additionally, as stated in Section 2.2, the wPtr vector is projected to positive space, implying that the negative values are replaced by zeros. is sparse property of wPtr is particularly useful for the DSC operation as a lot of unnecessary computations can be avoided. However, this computation partitioning technique requires usage of an atomic operation due to the reduction of the YPtr and wPtr vectors in the DSC and WC operations respectively. e coe cient-based technique also hinders incorporation of certain other optimizations discussed later in this section.
Atom-based computation partitioning: In the atom-based computation partitioning technique, computations are partitioned across the threads based on the atom dimension, where each thread handles computations of a particular atom. erefore, this technique obtains good data reuse for DPtr but lose an opportunity to exploit data reuse for YPtr.
Note that the atom-based computation partitioning uses the atom-based data restructuring.
Voxel-based computation partitioning: In the voxel-based partitioning technique, computations are partitioned across the voxels, where each thread handles computations of one voxel. In this way, the voxel-based partitioning obtains excellent data reuse for YPtr (as it is accessed twice due to reduction) but lose an opportunity to exploit data reuse for DPtr. Note that the voxel-based computation partitioning uses the voxel-based data restructuring. e disadvantage of using the atom-based and the voxel-based techniques are (1) all iterations associated with a sub-vector of voxel or atom dimension are executed sequentially; therefore, this leads to a loss to fully utilize the sparse property of wPtr, and (2) each thread block handles several iterations depending on the size of a sub-vector, where the size may vary from one to thousands of iterations; hence, this induces load imbalance. erefore, due to the moderate parallelism of multi-core CPUs, the load imbalance might be more prominent in them. us, to tackle the load imbalance in CPUs, we propose a new technique discussed later in Section 4.2.1.2. However, on GPUs, the load imbalance issue does not impact much because the number of iterations of the outermost loop (N c ) in the SpMV operations is extremely large compared to the maximum possible thread blocks that can be scheduled to even the modern GPUs.
erefore, this optimization helped in exploiting coarse-grained parallelism with excellent data reuse. We also observed that avoiding the atomic operation improves the performance considerably than taking advantage of the sparse property of wPtr.
us, by performing experiments on the datasets used by us, we found that for DSC the coe cient-based partitioning is favourable for CPUs and the voxel-based partitioning is favourable for GPUs, whereas for WC the coe cient-based technique is favourable for both CPUs and GPUs.
Target Specific Optimizations
In this sub-section, we present target-speci c optimization techniques to optimize SpMV operation of LiFE on multi-core and GPU architectures.
CPU-specific Optimizations:
Firstly, we discuss bene ts and applicability of incorporating target-independent optimizations on CPUs. en we introduce CPU-speci c optimizations such as e cient synchronization-free thread mapping to utilize coarse-grained parallelism with reduced load imbalance and usage of BLAS library calls to exploit ne-grained parallelism.
4.2.1.1 Target-independent optimizations on CPUs: In Section 4.1, we discussed three target-independent optimizations for SpMV operations of LiFE. e basic compiler optimizations presented are directly applicable to obtain trivial performance improvement on CPUs. e data restructuring optimization helped to enhance data reuse for YPtr and DPtr vectors in SpMV operations, and further assisted to validate parallelism. Next, we presented di erent ways to partition computations among the parallel threads to exploit coarse-grained parallelism. However, this optimization aggravated the issue of load imbalance for atom-based and voxel-based partitioning, and an issue of high synchronization overhead for the coe cient-based partitioning due to the usage of an atomic operation to avoid data races. It is di cult to improve the load balance for the atom-based and voxel-based partitioning methods; however, for the coe cient-based partitioning, the overhead issue can be addressed if the atomic operation is evaded. Hence, to tackle this issue we propose a CPU-speci c optimization, which is discussed next in this section.
4.2.1.2 E cient Synchronization-free read Mapping: Earlier in Section 4.1.3, we discussed various ways to partition computations to the parallel threads. We concluded that for both the SpMV operations, the atom-based and the voxel-based partitioning techniques were not pro table due to the load imbalance issue. In addition to that, the atom-based and voxel-based methods required an atomic operation due to the reduction of YPtr vector in DSC operation and wPtr vector in WC operation respectively. Whereas, the coe cient-based did not have a prominent load imbalance issue but still it was not pro table due to the usage of an atomic operation.
For WC operation, we observe that for di erent computation partitioning techniques, the performance is in uenced due to the usage of an atomic operation for the reduction of wPtr; although, based on experiments we discovered that the usage of the atomic operation did not deteriorate the performance much. We found that coe cient-based partitioning is the best choice among the other methods because it exhibits a much be er load balance. However, for DSC, we observed that there was a signi cant drop in performance due to the usage of atomic operation (for all the partitioning methods) and the load imbalance issue (for atom and voxel based methods). us, using the coe cient-based partitioning method, we tackle this issue by proposing an e cient synchronization-free thread mapping technique to exploit coarse-grained parallelism without the usage of an atomic operation to improve the performance of DSC.
In Figure 5 , we observe the usage of coe cient-based spli ing technique for the di erent data restructuring methods for DSC. Figure 5a shows the atom-based restructuring technique reorders the voxelsPtr vector in such a way that there are high chances of data race at runtime; hence, this method exhibits poor performance due to requirement an atomic operation to avoid data race. Figure 5b shows that the voxel-based technique has a low chance of data dependence but cannot be eliminated completely; hence, this technique too requires an atomic operation. However, we found that there only two instances might occur for a sub-vector of the voxelsPtr vector when the voxel-based data restructuring method is employed. ese instances are: (1) the entire sub-vector is scheduled to the same thread; hence, it causes no issue due to sequential execution of the iterations of the sub-vector (case 1 of Figure 5b ), and (2) the sub-vector is split across the two threads (case 2 of Figure 5b) ; therefore, for this case an atomic operation is required due to a chance of data dependence at run-time. To tackle this issue, we ensure that the sub-vector of the voxelsPtr vector is scheduled to the same thread with a low load imbalance. In Figure 5b , we can observe in the case 2 that the sub-vector (with 4 value) is split across the threads 1 and 2. To avoid any chance of occurrence of con icting access, the sub-vector has to be scheduled to either of the one thread. If the sub-vector is scheduled to the thread-1 then it will compute two additional computations, whereas if the sub-vector is scheduled to the thread-2 then it will compute only one additional computation. Hence, scheduling the sub-vector to the thread-2 will help to reduce the load imbalance. e small overhead of load imbalance is a necessary trade-o considering the reduction in execution time obtained for parallel execution of the DSC operation without the usage of an atomic operation.
us, to exploit the coarse-grained parallelism for the DSC operation without atomic operation and with reduced load imbalance, we proposed an e cient synchronization-free thread mapping using the coe cient-based partitioning and the voxel-based data restructuring method.
Mapping to BLAS calls:
Basic linear algebra subroutines (BLAS) packages are o en hand-optimized to obtain close to peak performance on various hardware. It is thus useful to leverage these automatically in a DSL se ing.
We make use of optimized BLAS call in the SpMV operations of the SBBNNLS algorithm. BLAS call improved the overall performance of the LiFE algorithm signi cantly. We discuss usage of a BLAS call in each of the SpMV operations of SBBNNLS.
BLAS call for DSC operation: e code fragment in the innermost loop of DSC (refer to Figure 3a ) corresponds to scalar-vector product. We substitute the code fragment with the daxpy BLAS call to obtain signi cant performance improvement. In the BLAS call, dictionary vector (DPtr) is used as an input vector and the product of a value in the weight vector (wPtr) and the values vector (valuesPtr) is used as a scalar input. e output is used to update the demeaned di usion signal vector (YPtr).
According to the SBBNNLS stated in Algorithm 1, wPtr is projected to the positive space; hence, due to this property of wPtr the negative values are replaced by zeros. erefore, the wPtr vector is sparse in nature. Hence, in the DSC operation, if the scalar value obtained from the product vector wPtr and vector valuesPtr is zero then invoking the BLAS call is futile and should be avoided to refrain from unnecessary computations.
BLAS call for the WC operation: e code fragment in the innermost loop of WC (refer to Figure 3b ) corresponds to vector-vector dot product. We substitute the code fragment with the dot BLAS call to obtain performance improvement.
Usage of BLAS calls on Intel platforms have a slightly di erent result on di erent runs of the same program due to rounding error. h ps://github.com/xianyi/OpenBLAS/issues/1627
In dot BLAS call, the YPtr and DPtr vectors are used to update the wPtr vector. However, in contrast to the DSC operation, the execution time remains almost the same throughout SBBNNLS.
Usage of BLAS call provided ne-grained parallelism for the SpMV operations and improved the performance considerably. Particularly, the DSC operation was greatly bene ted by the usage of the BLAS call.
To summarize the optimization of SpMV on CPUs, rst we performed the target-independent optimizations, followed by the CPU-speci c optimizations to obtain a highly optimized CPU code for the SpMV operations of SBBNNLS. We also extended the PolyMage DSL to incorporate all the optimization presented in this section to automatically generate optimized parallelized code involving the sparse representation of the SpMV operations of SBBNNLS and obtained comparable performance to that of the manually optimized version (CPU-opt). We will discuss more on the DSL extension in Section 5. Note that some of the CPU optimizations require runtime data analysis such as the optimization presented in Section 4.2.1.2. us, it could not be incorporated for the automated CPU code version and as a result the automated code version could not achieve the similar performance compared to that of the hand-optimized CPU code version.
GPU-specific Optimizations:
Firstly, we discuss bene ts and applicability of incorporating target-independent optimizations on GPUs. en, we present various GPU-speci c optimizations to optimally map threads at the granularity of warps, thread blocks and grid to obtain ne-grained parallelism and improved data reuse. We use GPU code developed by Madhav (Madhav 2017), shown in Figure 6 , as a reference GPU code version.
4.2.2.1
Target-independent optimizations on GPUs: In Section 4.1, we discussed a number of target-independent optimizations for SpMV operations. For GPUs, the basic compiler optimizations presented is useful to obtain minor performance. e data restructuring optimization proposed captured enhanced data reuse for YPtr and DPtr vectors, and further aided to legitimize parallelism. Following that, we presented di erent ways to partition computations among the parallel threads to exploit coarse-grained parallelism. However, this optimization had similar issues for a GPU that we discussed in Section 4.2.1.1 for a CPU; although, the issue of the load balance discussed earlier for a CPU is not prominent for a GPU due to its massive parallelism. us, we do not introduce any new optimization to tackle load imbalance issue for the GPUs and take a step forward to exploit ne-grained parallelism in the SpMV operations.
4.2.2.2
Exploiting Fine-grained Parallelism: e reference optimized GPU approach executes the innermost loop of both the SpMV operations sequentially (Figure 6 ). It was performed due to the indirect array accesses of the SpMV operations and the concurrent scheduling of multiple iterations of the outermost loop to a single thread block; hence, the innermost loop had to be executed sequentially to avoid a data race. us, due to these reasons, the reference GPU approach missed out an important opportunity to exploit ne-grained parallelism. However, with the aid of resources and instructions provided by a GPU architecture, we could exploit ne-grained parallelism; hence, it helps in obtaining substantial performance improvement in both the SpMV operations. We discuss the di erent techniques to achieve ne-grained parallelism in the DSC and WC.
Shared memory: Shared memory is an on-chip explicitly addressed memory with signi cantly lower memory latency than local and global memories of GPUs. It is key in reducing memory access time when data accessed by the threads of a thread block exhibit reuse.
In Figure 6a , we notice in the DSC code that the innermost loop (line 15) performing the daxpy operation is executed sequentially. We used shared memory to execute the iterations of the innermost loop in parallel, though with the usage Manuscript submi ed to ACM of a synchronization barrier. However, later in Section 4.2.2.3, we will note that the threads can be executed without the employment of a memory fence. e added advantage of using the shared memory is reduced memory bandwidth requirements obtained due to data reuse of YPtr. Also, note that the size of shared memory required depends on the di usion direction (N θ ).
Shu e instruction:
Parallel threads of a thread block share data using shared memory. However, NVIDIA's Kepler architecture introduced a new warp-level instruction, named, shu e instruction (SHFL) (Demouth 2013) , to be utilized when the data is to be shared directly among the parallel threads of a warp. It leads to a considerable reduction in latency without the use of shared memory.
In Figure 6b , we observe in the WC code that the innermost loop (line 14) performing dot-product operation is executed sequentially. e dot-product involves two sub-operations -(1) multiply corresponding elements of the vectors, which can be performed in parallel, (2) perform a reduction, which is performance bo leneck if performed sequentially. A popular method to perform reductions in GPUs is to use shared memory. is method however is dependent on the size of shared memory and requires the employment of a memory fence, thereby hurting performance.
An alternative method is to use the SHFL instruction (Demouth 2013) . It helps to share data directly among the parallel threads of a warp, but requires the usage of a synchronization barrier and shared memory, across the warps of a thread block. However, later in Section 4.2.2.3, we will tackle the synchronization bo leneck as well. Using SHFL, we parallelized the dot-product to signi cantly reduce the execution time of WC.
us, in Figure 7b , we can observe that a er incorporating the ne-grained parallelization, the innermost loop of an SpMV operation is executed in parallel, where each thread block handles the iterations of a single sub-vector of voxelsPtr. Note that the computations associated with an iteration of the sub-vector are executed in parallel. However, the computations across the iterations are executed sequentially, requiring the syncthread barrier in between the iterations. We tried to replace the daxpy computation in the innermost loop of the DSC code and the dot-product computation in the innermost loop of the WC code with appropriate cuBLAS library calls, but were unsuccessful due to the di culty in interfacing this from MATLAB. 
4.2.2.3
Reduce Synchronization Overhead by using Warp-based read Execution: On NVIDIA GPUs, a warp is a collection of a certain number of threads (typically 32) executing the same code in lock-step and is best used when each thread follows the same execution path. When there are a number of warps sharing data or performing dependent pieces of computation, those pieces need to be synchronized and this could impact performance. As discussed earlier in Section 4.2.2.2, the SpMV operations of the LiFE algorithm face a similar challenge.
In Figure 7b , we observe that the iterations of the innermost loop of the SpMV operations executing in parallel require syncthread barrier across the warps of a thread block. However, by transforming the innermost loop, multiple warps can be replaced by a single warp. Note that the innermost loop parameter depends on N θ , which is typically a multiple of 32 for most of the dMRI datasets (96 for dMRI datasets we used). So the innermost loop is transformed such that the 32 iterations are executed in parallel by a warp, and then the next 32 iterations are executed in parallel by the Manuscript submi ed to ACM same warp, i.e., N θ /32 times sequential execution (as shown in Figure 7c , N θ =96 requires three sequential executions).
e advantage of this change is that we can utilize syncwarp, a much less expensive barrier operation when compared to the syncthread barrier. is will also bene t the next set of optimizations we incorporate to optimize SpMV (discussed later in this section). However, if N θ is not a multiple of 32 then the zeros are padded for the YPtr and DPtr vectors to tune their dimensions to a multiple of 32. e overhead (2-3% of the total execution time of SBBNNLS) of padding is low considering that it is amortized across the several iterations of SBBNNLS.
Exploiting Additional Data Reuse:
Earlier in Section 4.1.3, we discussed di erent ways to partition computations of the outermost loop of the SpMV operations among the thread blocks. We scheduled computations of a single coe cient, voxel or atom dimension to a single thread block ( Figure 7a) ; so that the atomic operation hindering the coarse-grained parallelism could be avoided. Despite this optimization, a thread block could not fully utilize the resources allocated by a GPU (such as shared memory and cache memory). e reasons for this were: (1) the size of N θ is small, and (2) only one warp is scheduled per thread block because of the optimization discussed in Section 4.2.2.3
(shown in Figure 7c ).
However, we found that resources allocated for a single thread block could be utilized optimally ( Figure 7d ) by scheduling multiple computations of coe cients, voxels or atoms could to a single thread block. us, this optimization would help to e ectively utilize shared memory to exploit an additional data reuse for the YPtr and DPtr vectors, thereby leads to reduction of memory bandwidth consumption. Additionally, the synchronization overhead will also reduce due to the usage of the syncwarp barrier. To obtain near-optimal performance improvements on this aspect, we empirically determined the right number of computations to be scheduled for a thread block. We found that for both the DSC and WC, four computations per thread block provided the near-optimal performance.
Loop Unrolling:
Loop unrolling is straightforward and well-known to improve performance by reducing control overhead, providing more instruction scheduling freedom, and increasing register reuse. Using loop unrolling, we achieve an additional performance improvement for the DSC operation. However, a similar performance improvement was not observed for the WC operation because the loop index was static; so the compiler might have automatically unrolled the loop. We determined the unroll factor by performing a few experiments and found eight was optimal unroll factor for the DSC. We used #pragma unroll N (where N is unroll factor) to unroll the loop corresponding to the iterations of the sub-vector of an indirection vector (example voxelsPtr) in the CUDA code of the DSC of SBBNNLS.
To summarize the optimization of SpMV on GPUs, rst we performed the target-independent optimizations, followed by the GPU-speci c optimizations to obtain a highly optimized GPU code for the SpMV operations of SBBNNLS.
DOMAIN-SPECIFIC LANGUAGE EXTENSIONS
In this section, we provide a brief overview of the PolyMage DSL and a description of the constructs we added to the DSL, in order to express sparse matrices and the related operations used in the LiFE algorithm. e constructs used in the PolyMage represents a high-level code in a polyhedral format. e compiler then performs various optimizations such as loop fusion, loop tiling across various functions and also marks loop(s) parallel. Some constructs used in the PolyMage DSL are following: Parameter construct used to declare a constant value and Variable construct used to declare a variable which usually serves as labels for a function dimension. e range of a variable is declared using Interval construct. Function construct is used to declare a function mapping from a multi-dimensional integer domain to a scalar value. Conditional construct is used to specify constraints involving variables, parameters and function values. Case construct allows a conditional execution of a computation. We introduce two new constructs to support sparse matrix and the related operations used in the SBBNNLS algorithm.
PolyMage DSL
= Interval ( UInt ,0 , C ) 15 r2 = Interval ( UInt ,0 , T ) 16 17 c1 = Condition (k , >= ,0) & Condition (k , < ,C ) 18 c2 = Condition (k , >= ,0) & Condition (k , < ,C ) \ 19 & Condition (i , >= ,0) & Condition (i , < ,T ) 20 21 YPtr = Reduction (([ k , i ] ,[ r1 , r2 ]) ,([ k , i ] ,[ r1 , r2 ]) ,
New Constructs Added to PolyMage
We introduce PHI Tensor construct to represent sparse decomposed tensor to enhance productivity. e sparse decomposed tensor consists of four vectors: three vectors atomPtr, voxelPtr and fiberPtr represents the dimensions of a non-zero value in a connectome tensor and another vector valuesPtr to represents the actual value of a nonzero index. We use Matrix construct already de ned in the PolyMage to represent these four vectors (Figure 8b ).
Sparse matvec construct (Figure 8c ) is added to perform the sparse matrix-vector multiplication y = Mw operation (Figure 2a ) used in the SBBNNLS algorithm of the LiFE application. We obtain a sparse decomposed matrix from the PHI Tensor construct. Additionally the dictionary vector DPtr, the weight vector wPtr and the demeaned di usion signal vector YPtr are obtained as a input from the user to update the YPtr vector. We use the Function construct to execute the Case construct de ned in the function de nition based on the c1 and c2 Condition construct using the k Variable construct. e high-level PolyMage code used to generate optimized parallelized C++ code for the sparse matrix operation of the SBBNNLS algorithm is shown in Figure 8a .
EXPERIMENTAL EVALUATION
In this section, we describe the experimental setup, followed by various code versions and datasets we evaluated. We then present experimental results while analyzing them. We show performance improvements we achieved by incorporating the target-independent and the target-dependent optimizations for SpMV operations (presented in Section 4), then we compare our highly optimized parallelized CPU implementation and our highly optimized GPU implementation with the original sequential CPU implementation, a reference optimized GPU implementation, and ReAl-LiFE's GPU implementation. We also compare various SpMV code implementations by varying di erent parameters of the dMRI datasets.
Experimental Setup
e evaluation was performed on an NVIDIA GeForce RTX 2080 Ti GPU and a dual-socket NUMA server with Intel Xeon Silver 4110 processor based on the Intel Skylake architecture. e complete speci cation is provided in Table 1. e LiFE application is originally wri en in MATLAB with the computationally intensive SpMV operations of the SBBNNLS algorithm wri en in C++/CUDA-C++ language. e reference optimized code developed by Madhav (Madhav 2017), ReAl-LiFE implementation (Kumar et al. 2019) , and our optimized GPU code are compiled using NVCC compiler to generate PTX code. e SpMV kernels are represented as a CUDAKernel object in MATLAB, which is used to invoke the compiled PTX code. e advantage of using the CUDAKernel object is that the same data is used across the di erent iterations of SBBNNLS and need not be transferred back and forth from the host to device and vice-versa. To compare the execution time of various tractography algorithms, we use MRtrix (Tournier et al. 2012) -an advanced tool to analyze the di usion MRI data. MRtrix generates streamline tracts for numerous tractography algorithms.
Datasets
e evaluation was performed on the STN96 1 dMRI dataset collected at Stanford's Center for Cognitive and Neurobiological Imaging (Pestilli and Caiafa 2016a) .
DS1: dMRI data was collected at (Pestilli and Caiafa 2016a ). e di usion signal was measured along the 96 directions, with the spatial resolution of 1.5mm and the gradient strength of 2000s/mm 2 .
DS2: dMRI data was same as DS1; however, we used MRtrix to generate streamline tracts in-house for various tractography algorithms such as: deterministic algorithm (Tensor DTI) based on 4-D di usion-weighted imaging (DWI) (Basser et al. 2000) , probabilistic algorithm based 4-D DWI (Prob DTI) (Jones 2008) , ber assigned continuous tracking (FACT) (Mori et al. 1999) , ber orientation distribution (iFOD1) (Tournier et al. 2012) , and spherical deconvolution (SD STREAM) (Tournier et al. 2012) method. ere are numerous tractography algorithms available but based on the popularity we choose these tractography algorithms for our evaluation.
Results and analysis on Multi-core System
In this sub-section, we present detailed analysis of the target-independent optimizations incorporated for the SpMV operations running on CPUs, followed by the evaluation of the CPU-speci c optimizations.
Code Versions: e various SpMV code implementations that we use to analyze the performance of the SBBNNLS algorithm on multi-cores are as follows:
• CPU-naive (Figure 3) is the original sequential code for the DSC and WC SpMV operations developed by Caiafa and Pestilli (Pestilli and Caiafa 2016b ).
• CPU-naive-withBLAS is a variant of CPU-naive implementation with code fragments replaced by an appropriate BLAS call.
• CPU-naive-par-withoutBLAS is a variant of the CPU-naive version, parallelized by marking the outermost loop parallel though having statements with a chance of con icting data accesses marked atomic. Note that the BLAS calls cannot be marked atomic. erefore, the BLAS calls cannot be replaced by the code fragment in Naive-par-withoutBLAS code version.
• CPU-opt is our highly parallelized optimized C++ code implementation with all target-independent optimizations presented in Section 4.1 and the CPU-speci c optimizations presented in the Section 4.2.1.
• CPU-opt-atomic-withoutBLAS is a variant of CPU-opt version without usage of a BLAS call and having statements marked atomic having a chance of con icting data dependent accesses.
• CPU-opt-withoutBLAS is a variant of CPU-opt version without usage of a BLAS call. Table 2 shows the execution time in seconds for DSC and WC operations for di erent data restructuring methods performed on the CPU-naive sequential implementation. In the table, we observe that the atom-based data restructuring method is slightly be er for both DSC and WC operations. Also, the execution time of DSC and WC is similar for the di erent iterations of SpMV. us, from this table we infer that the DPtr vector (redirected by the atomsPtr) captures be er reuse compared to the YPtr vector (redirected by the voxelsPtr). Table 3 shows the execution time in seconds for DSC and WC operations for di erent combinations of computations partitioning + data restructuring methods performed on CPU-naive-par-withoutBLAS implementation (marking the outermost loop parallel and data dependent statements marked atomic) running on 16-core Intel Xeon processor. For DSC operation, we observe that the coe cient-based partitioning + voxel-based restructuring combination performs be er due to e cient usage of the parallelism provided by CPU with a low load imbalance. In contrast, the voxel-based partitioning + voxel-based restructuring combination does not perform well due to a high load imbalance. Note that DSC operation involves reduction of YPtr (with indirection from voxelsPtr); therefore, the voxel-based technique will capture reuse twice due to read and write access, whereas the atom-based restructuring will require usage of an atomic operation for the reduction of the irregularly accessed YPtr. us, due to these reasons we skip the atom-based restructuring for the DSC operation. For WC operation, we observe that the coe cient-based partitioning + atom-based restructuring combination performs much be er compared to the other combinations. e reason for this is that the coe cient-based partition exploits the parallelism e ectively, on the other hand the atom-based data restructuring captures the data reuse e ciently. us, this combination is best for WC operation. Besides this, one can observe that the execution time of DSC and WC is similar for the di erent iterations of SpMV. Table 4 shows the execution time in seconds for DSC and WC operations performed using CPU-opt implementation (running on 16-core Intel Xeon processor) for di erent computations partitioning + data restructuring combinations. We observe that for both DSC and WC, the computation partitioning + data restructuring combination that performs best is similar to that of CPU-naive-par-withoutBLAS implementation. However, the execution time is signi cantly lower for CPU-opt SpMV operations compared to the CPU-naive-par-withoutBLAS implementation due to the CPU-speci c optimizations that we incorporated. Another interesting point to observe is that the execution time of DSC reduces as the iteration increases. e reasons for this is due the sparse property of the wPtr vector. We discuss more about it later in this sub-section. for di erent iterations of the SBBNNLS algorithm. We observe that by marking the outermost loop parallel in the Naive-par-withoutBLAS version achieved a speedup of 4.3× over the CPU-naive version. However, it did not improve the performance signi cantly due to following reasons: (a) poor data locality captured for YPtr and DPtr vectors, and (b) statements marked atomic due to a chance of con icting data accesses. We also notice that the CPU-opt-atomicwithoutBLAS version shows comparable performance with the Naive-par-withoutBLAS version for the same reasons (the statements were marked atomic), though slightly be er due to the improved data reuse. For the DSC operation, we calculated the average execution time over the 500 iterations of SBBNNLS and obtained a speedup of 12.43× for CPU-opt version over CPU-opt-atomic-withoutBLAS version. However, a er incorporating the target-independent optimizations and the e cient synchronization-free thread mapping optimization, we not only obtained be er data reuse but were also able to mark the outermost loop parallel without the usage an atomic operation (for the DSC operation). Overall, for complete execution of SBBNNLS we obtained a speedup of 27.25× and 6.33× for CPU-opt version over the CPU-naive and CPU-naive-par-withoutBLAS respectively. Later in this sub-section, we will discuss more about bene t of code parallelization of the SpMV operations of LiFE.
Analysis:
We also observe that mapping to a BLAS call signi cantly improved the performance of both the CPU-naive and the CPU-opt versions of the DSC and WC computations. We notice that for the DSC operation, as the number of iteration increases, the execution time reduces remarkably and becomes stable therea er; the reason for this improvement is the weight vector (wPtr) becomes sparser. So when the vector wPtr is used as a scalar in the argument of the (daxpy) BLAS call, the invocation of the call is evaded to avoid unnecessary computations. We computed the average execution time of the DSC operations over 500 iterations and obtained a speedup of 5.5× for CPU-naive-withBLAS version over the CPU-naive version. Similarly, we achieved a speedup of 4.81× for the CPU-opt version over the CPU-opt-withoutBLAS version. Note that in the WC operation, the similar performance improvement was not observed due the set of computations it involved. Table 5 shows the total execution time up till di erent iterations of the SBBNNLS algorithm and speedups achieved with di erent number of threads. We compare the performance of the CPU-naive version (also used as base version)
with CPU-naive-par-withoutBLAS version and the CPU-opt version. We observe that for the Naive-par-withoutBLAS version, the speedup remains similar for the di erent iterations. In addition to that, as the number of threads increases the performance does not scale well. However, for the CPU-opt code version the performance improves for di erent iterations of the SBBNNLS algorithm. Also it is worth noting that the performance scales well up till 8 threads due to improved data reuse, but because of NUMA e ects does not scale further. As discussed earlier in this sub-section, mapping a code fragment of the DSC operation to the BLAS call leverages the sparse nature of the wPtr vector. From Table 5 the same can be seen, the more the number of iteration the be er is the speedup achieved for the CPU-opt
version. e CPU-naive and Naive-par-withoutBLAS code versions does not use a BLAS call; hence, the speedup remains the same for them due to the execution of the unnecessary computations. Summarizing the results for CPUs, for the DSC operation we achieve optimal performance by incorporating the voxel-based data restructuring technique. For the WC operation, we achieve optimum performance by incorporating the atom-based data restructuring technique. Once the data was restructured, optimizations such as loop tiling and code parallelism helped obtaining coarse-grained parallelism. We achieved signi cantly be er performance improvement by mapping to BLAS calls for exploiting ne-grained parallelism.
Iterations

Results and analysis on GPU
In this sub-section, we present detailed analysis of the target-independent optimizations incorporated for the SpMV operations running on GPUs, followed by the evaluation of the GPU-speci c optimizations.
Code Versions: e various SpMV code implementations that we use to analyze the performance of the SBBNNLS algorithm on GPUs are as follows:
• Ref-opt is a reference optimized GPU code developed by Madhav (Madhav 2017), on a similar set of CPU optimization mentioned for the CPU-opt implementation. For the SpMV operations, the Ref-opt code reorders the data based on the atom dimension to exploit data reuse and also uses the coe cient-based partitioning to achieve coarse-grained parallelism.
• ReAl-LiFE is a GPU-accelerate implementation using the voxel-based data restructuring and the voxel-based computation partitioning for both DSC and WC operations. In addition, the ReAl-LiFE implementations uses shared memory for DSC and shared memory + shu e instruction for WC operations to achieve ne-grained parallelism with single-warp based execution.
• GPU-opt is our optimized GPU code implementation with all the optimizations mentioned in Section 4.2.2. In contrast to ReAl-LiFE implementation, we added following optimizations: (1) automated selection of the data restructuring + computation partitioning combination at run-time, (2) utilized only shu e instruction to exploit ne-grained parallelism for WC, (3) scheduled multiple computations to a thread block, and (4) exploited the sparse property of the wPtr vector. Table 6 reports the execution time in seconds for DSC and WC operations at di erent iterations of SBBNNLS for various data restructuring techniques discussed in Section 4.1.2. Evaluation was performed on the Ref-opt + data-restructure code -a modi cation of the Ref-opt GPU code obtained by incorporating the data restructuring optimization. We observe that the performance of the atom-based data restructuring is surprisingly be er than the Manuscript submi ed to ACM voxel-based data restructuring for the DSC computation. e reason for this is that the voxel-based approach achieve good data reuse; however, due to the usage of an atomic operation the overhead is high. ough, later in this sub-section, we will discern that when other optimizations are incorporated, the voxel-based data restructuring technique outruns the atom-based technique. In the case of WC, we observe that the atom-based and voxel-based restructuring techniques achieve a similar order of performance because the data reuse is obtained either for the YPtr vector or the DPtr vector. Table 7 shows the execution time in seconds for DSC and WC operations performed using Ref-opt implementation for di erent combinations of computations partitioning + data restructuring methods. For DSC operation, we observe that the voxel-based partitioning + voxel-based restructuring combination performs be er compared to the coe cientbased partitioning + voxel-based restructuring. As discussed earlier in Section 4.1.3, the reason for this is that the load imbalance issue on GPUs caused due to partitioning based on voxel dimension is low considering its massive parallelism.
Analysis:
Additionally, the number of iterations of the outermost loop (N c ) is much larger than maximum possible thread blocks that can be scheduled to a GPU. Hence, this combination performs good for DSC operation. In contrast to that, the coe cient-based partitioning performs poorly because of the reduction of the YPtr has dependent accesses at runtime; therefore, this partitioning method have a high synchronization overhead due to the usage of an atomic operation to avoid data races. For WC operation, the combination of coe cient-based partitioning + atom-based restructuring performs best compared to others. e reason for this is that the coe cient-based partitioning exploits parallelism of GPUs e ectively, on the other hand atom-based data restructuring leverages data reuse e ciently. Also, one can observe that the execution time for both DSC and WC operations are same for di erent iterations of SBBNNLS; therefore, the sparse property of wPtr is not exploited e ciently by di erent combinations of computations partitioning + data restructuring methods in Ref-opt implementation. Table 8 shows the execution time in seconds for DSC and WC operations performed using GPU-opt implementation for di erent combinations of computations partitioning + data restructuring methods. We observe that for both DSC and WC, the computation partitioning + data restructuring combination that performs best is similar to that of Ref-opt implementation. However, the execution time is signi cantly lower for GPU-opt compared to Ref-opt implementation due to the GPU-speci c optimizations we incorporated. Additionally, one can observe that the execution time of DSC reduces as the iteration increases due to the sparse property of wPtr vector (discussed in Section 2.2).
Figure 10 presents the execution time for di erent optimizations we incorporated in an incremental way for every 25 th iteration of the SpMV operation. e bene ts of the data restructuring optimization and e ective partitioning of the computations per thread block are evident in Figure 10 . We calculated the average execution time of 500 iterations of SBBNNLS to compare performance. We obtained speedups of 2.11× and 1.81× for the Naive + data-restructuring + computation-partition optimization over the Ref-opt GPU code of the DSC and WC operations respectively.
In Figure 6 , the innermost loop is executed sequentially performing the daxpy operation and the dot-product operation for the DSC and WC computations respectively. Parallelizing the innermost loop with minimized synchronization was a major source of performance improvement for the SpMV operations. We obtained speedups of 2× and 1.06×
for the DSC and WC computations respectively over the Naive + data-restructuring + computation-partition code by exploiting the ne-grained parallelism (Section 4.2.2.2). In addition, we obtained signi cant speedups of 2.28× and 1.62×
for DSC and WC respectively when we incorporated the single warp-based thread block optimization (Section 4.2.2.3).
Furthermore, when each thread block handled additional computations by allocating multiple atoms, coe cients, or voxels per thread block (Section 4.2.2.4), we obtained speedups of 1.06× and 1.29× over the single-warp based approach for the DSC and WC computations respectively. e reason for the improvement is that we obtained reduced synchronization overheads and additional data reuse in shared memory for the YPtr and DPtr vectors.
We obtained an additional performance improvement of 8% when we performed loop unrolling for the DSC operation.
However, the same was not observed for the WC operation. e loop trip count is not statically known in the case of DSC, and the compiler's heuristic perhaps chose not to unroll it. However, the innermost loop trip count for WC was statically known, and our unrolling there did not improve performance.
Summarizing the results, for the DSC operation, we achieve the best performance by using the voxel-based restructuring and the voxel-based computation partitioning technique, and through a ne-grained parallelization while utilizing shared memory. For the WC operation, we achieve the best performance by using the atom-based restructuring and the coe cientbased partitioning, and by extracting ne-grained parallelism using the shu e instruction. Additionally, we obtained performance improvements for both the DSC and WC operations by incorporating GPU-speci c optimizations such as usage of a single warp per thread block and scheduling multiple computations per thread block. 6.5 Analyzing performance by varying various parameters of LiFE Table 9 shows absolute execution time of CPU-naive, CPU-opt, Ref-opt and GPU-opt implementations of SpMV operation used in SBBNNLS for di erent parameters of the LiFE such as number of bers and voxels, and various tractography algorithms on the DS2 dataset. As discussed in Section 2.2, the wPtr vector becomes sparser as it is updated a er every iteration of SBBNNLS, and also as the number of fascicles and the number of voxels increases. Consequently, sparser the vector, higher the number of unnecessary computations. us, we obtained additional reduction in execution time due to the sparse property of wPtr. is is evident from Table 9 for various tractography algorithms. We also observe that as the number of voxels increases, the size of the demeaned di usion signal vector (YPtr) and the execution time of the SBBNNLS algorithm also increases. If we consider di erent tractography algorithms mentioned in the Usually, the LiFE application apart from generating the optimized connectome for a single tractography algorithm, it also generates optimized connectomes for various tractography algorithms and the number of fascicles to compare them. e optimizations we discussed in Section 4 can be extended to several tractography algorithms that are used to compute the optimized connectome. In addition to that, the voxel size for the datasets we used was 1.5-2 mm; however, if the voxel size is reduced to half, the memory consumption for a connectome matrix may increase up to 8×. For high-resolution DWI datasets, the voxel size may be as low as 0.1 mm (Stucht et al. 2015) , hence the memory utilization for connectome matrices generated from these datasets can scale to an order of PBs.
Comparing execution time in di erent code implementations
In Table 10 , we compare execution time in minutes for various code implementations of the SpMV operations up till di erent iterations of SBBNNLS on CPU and GPU systems. We observe that our CPU-opt implementation achieves an overall speedup of 27.12× over the CPU-naive implementation. Additionally, one can observe that the speedup improves as the number of iterations increases; the reason for this is due to the non-negativity constraint (exploited by wPtr) in SBBNNLS.
e speedup that our GPU-opt implementation obtains over the Ref-opt implementation is due to the optimizations discussed in Section 4.2.2 that helped to obtain be er data reuse, exploit ne-grained parallelization, and minimize synchronization. Whereas, the speedup we obtain over the ReAl-LiFE implementation is due to the following reasons.
(1) e ReAl-LiFE implementation does not exploit the sparse property of the wPtr for DSC operation. is can be seen from Table 10 , where the speedups for ReAl-LiFE reduce with the di erent iterations. In contrast, for GPU-opt implementation, the performance improves signi cantly for di erent iterations. Using this property, our GPU-opt implementation obtained an added speedup of 2.51× for average execution of 500 iterations of DSC.
(2) ReAl-LiFE implementations use the voxel-based computation partitioning + voxel-based data restructuring combination by default for both the SpMV operations. However, our implementation achieves the best performance by incorporating the voxel-based computation partitioning + voxel-based data restructuring combination for DSC (that is similar to ReAl-LiFE) and the coe cient-based computation partitioning + atom-based data restructuring combination for the WC. If we use the combination proposed by ReAl-LiFE then the GPU-opt performance drops by 17% over our proposed combination for the SBBNNLS algorithm. In addition, the best computation partitioning + data restructuring choice depends on the dMRI dataset. Using a xed choice may result in loss of performance. erefore, our selection is an automatic runtime-based one that dynamically determines the best partitioning by analyzing the performance of each combination for a dMRI dataset.
(3) We also schedule multiple computations to a thread block to enhance data reuse and reduce synchronization (Section 4.2.2.4). is optimization was not incorporated by ReAl-LiFE, but when incorporated for GPU-opt, it helped to improve the overall performance by 1.05× and 1.29× for DSC and WC operations respectively.
(4) To obtain ne-grained parallelism for the WC operation, the ReAl-LiFE uses shu e instruction + shared memory, whereas we used only shu e instruction. is optimization helped to reduce the consumption of shared memory; however, in terms of performance, it did not a ect much. 
RELATED WORK
In this section, we discuss prior work on optimizing the compute-intensive sparse matrix vector (SpMV) operations of the LiFE application. Next, we discuss various approaches proposed to tackle indirect array accesses and obtain performance improvement in their presence for CPUs. We also discuss various sparse formats and optimization techniques proposed to enhance the performance of SpMV for GPUs.
Optimizing SpMV operations of the LiFE algorithm
In this section, we discuss existing implementations to optimize the SpMV operations of the LiFE application on various architectures.
7.1.1 Madhav's GPU Implementation: (Madhav 2017) developed a GPU implementation for the compute-intensive matrix operations of LiFE. Madhav by default performs the atom-based data restructuring (discussed in Section 4.1.2) to exploit data reuse and uses the coe cient-based partitioning (discussed in Section 4.1.3) to achieve coarse-grained parallelism. In addition to this, Madhav's GPU implementation exploits the sparse property of the wPtr vector to avoid unnecessary operations to further improve the performance. However, the data restructuring + computation partitioning choice used in this implementation requires an atomic operation to avoid data races (which leads to synchronization across the thread blocks of a GPU); hence, this results in signi cant drop in performance. Our optimized GPU implementation is built upon it and additionally performs other optimizations discussed in Section 4.2.2 to obtain a speedup of 5.2× over it.
7.1.2 ReAl-LiFE:. (Kumar et al. 2019) presented ReAl-LiFE algorithm, a modi cation of the LiFE algorithm introducing an additional regularized constraint to prune connectomes. is work also presents a GPU implementation of LiFE's SpMV operations. Our GPU implementation obtains a speedup of 1.87× over the ReAl-LiFE implementation due to the di erences discussed in Section 6.6. 7.1.3 MPI-LiFE. (Gugnani et al. 2017 ) presented a distributed memory based design to parallelize the multiplication of large but sparse N-dimension arrays for the LiFE algorithm. Using the MPI and OpenMP programming models, the authors used MPI-based and MPI+OpenMP-based LiFE designs, collectively named as MPI-LIFE, to accelerate the SpMV operations of the LiFE model. On a single node (KNL-based), the MPI-LiFE model achieved a speedup of 8.7×, and on multiple nodes (16 Intel Xeon SandyBridge-based ones), a speedup of 8.1×, over the original CPU version. e problem of irregular accesses becomes more prominent with multiple nodes, as the performance of MPI-LiFE could not scale due to memory latency and bandwidth bo lenecks. e MPI-LiFE code was not publicly available, and so we could not evaluate it as a reference.
Optimizing irregular applications using insepector/executor paradigm
Code optimization and transformation frameworks have been studied well in the literature for improving data locality and parallelism for regular or a ne array references (Carr et al. 1994; Cierniak and Li 1995; Feautrier 1992; Kandemir et al. 1998; Kelly and Pugh 1995; Kodukula and Pingali 1996; Li and Pingali 1994; Lu 1991; Pugh 1991; Sarkar and ekkath 1992; ies et al. 2001; Wolf et al. 1996) . Among many frameworks, the polyhedral framework is popular for optimization of a ne loop nests (Bondhugula et al. 2008; Cohen et al. 2005; Feautrier 1991; Verdoolaege 2010) . However, most of the literature on the polyhedral framework is inapplicable to the code with non-a ne accesses.
In literature, signi cant prior work has been proposed to support non-a ne accesses by extending the polyhedral framework Venkat et al. 2015 Venkat et al. , 2016 Venkat et al. , 2014 . New representations (Belgin et al. 2009; Bell and Garland 2009; Liu et al. 2013; Mellor-Crummey and Garvin 2004; Shantharam et al. 2011; Vuduc and Moon 2005; Williams et al. 2007 ), transformations (Ding and Kennedy 1999; Han and Tseng 2006; Mitchell et al. [n. d.] ; Venkat et al. 2015; Wu et al. 2013 ) and code generation frameworks Venkat et al. 2014 ) have been proposed to achieve the performance similar to hand-tuned library versions (Balay et al. 2010; Bell and Garland 2009; Buluç and Gilbert 2011; Mellor-Crummey and Garvin 2004; . As discussed earlier, indirect array accesses cannot be analyzed precisely at compile time. erefore, most prior work incorporated an inspector/executor approach to tackle this issue. e inspector analyzes the code and collects the non-a ne access information and executor uses this information to generate the code. (Venkat et al. 2014 ) based on the inspector/executor paradigm extended polyhedral code generation to support irregular array accesses in loop bounds and references. e non-a ne accesses were represented using uninterpreted Manuscript submi ed to ACM functions (Pugh and Wonnaco 1994) and supported loop coalescing. e work targeted code generation for GPUs involving sparse matrix-vector multiplication operation and achieved comparable performance to hand-tuned CUSP library. (Venkat et al. 2015) work extended (Venkat et al. 2014 ) by introducing three new compiler transformations to represent and transform sparse matrix computations. e work generated optimized code for the sparse representations and targeted reduction in runtime overhead. Both the works were restricted to non-a ne read-only accesses for sparse matrix computations. Whereas, our approach uses an custom approach to obtain data reuse and is able to handle multiple read and write non-a ne array accesses with a much lower overhead than the proposed works. Our approach is specialized and can be used for STD-based sparse matrix operations and representations. However, targeting optimization of di erent sparse representation is not the target of this paper and can be future work.
Furthermore, in another work presented by (Venkat et al. 2016) demonstrates parallelized code generation for sparse matrix applications such as ILU factorization and Gauss-Seidel relaxation, having loop-carried dependences. e proposed work is specialized to automatically generate the runtime inspector and executor to achieve wavefront parallelization; exploiting ne-grained parallelism by parallelizing within the wavefront and synchronizing (by using OpenMP barriers) across the wavefronts, hence, introducing pipelined-startup stalls and synchronization overhead across the wavefronts. However, our work to parallelize the sparse code is specialized to speci c structure and sparsity of matrices used in the LIFE algorithm that not only exploits coarse-grained parallelism (marking outermost-loop parallel using OpenMP) without synchronization but also utilizes the ne-grained parallelism (utilizing vectorization by usage of a BLAS call). ) develops a "sparse polyhedral framework" (SPF), a code generation approach to utilize data locality in applications involving non-a ne array index and loop bounds. SPF speci es runtime reordering transformations and algorithms to automatically generate inspector/executor code to implement these transformations. e generated code competes with hand-optimized ones but requires additional time for representation, inspection, transformation and executor code generation. e time required by an inspector is amortized over di erent iterations of the program.
However, our inspector approach utilizes both data locality and parallelism, though, limited to single level indirect array access (i.e. A[B[i]]). In addition, our approach presents a speci c inspector model utilizing data reordering transformation and doesn't require an additional overhead of code generation. Moreover, our approach signi cantly reduces the time required by the inspector by amortizing it over di erent runs of the program as seen in the SBBNNLS algorithm of the LiFE algorithm.
Optimizing SpMV operations for GPUs
SpMV is a widely used kernel operation for a large number of applications. A number of sparse representations (Benatia et al. 2016; Ekambaram and Montagne 2003; Mahmoud et al. 2017; Yang et al. 2018 ) have been proposed to avoid unnecessary computations and tackle the memory bo leneck. Based on the sparse representation technique used, the memory accesses may vary from moderately regular to highly irregular ones, posing a challenging problem. Exploiting the massive parallelism and multi-threaded processing power of architectures such as GPUs makes the challenge even more tougher due to the load imbalance issue and a di erent multi-level memory hierarchy when compared to CPUs.
Many prior works introduced new storage formats (Belgin et al. 2009; Bell and Garland 2009; Liu et al. 2013 ) and various optimization techniques (Choi et al. 2010; Greathouse and Daga 2014; Mellor-Crummey and Garvin 2004; Vázquez et al. 2010) to address this challenge.
One of the earliest works to optimize SpMV kernel for GPUs was of (Baskaran and Bordawekar 2009). ey addressed two key aspects involved in optimizing SpMV for GPUs: thread mapping and data access strategies for compressed sparse row (CSR) format. ey presented various optimization techniques such as exploiting synchronization-free parallelism, optimized thread-mapping, and optimized o -chip memory access to improve performance of SpMV. In another work to optimize SpMV, (Bell and Garland 2009 ) incorporated speci c optimization techniques to exploit regularity pa erns for di erent sparse representation techniques such as DIA, ELL, COO and CSR formats. Further, they presented a new sparse matrix representation named -"Hybrid", to improve the performance of SpMV.
Prior works on optimizing SpMV have focused on techniques tailored for a speci c sparse representation to exploit structure in irregular accesses. However, there are a large class of problems involving large matrices that are be er solved using a tensor decomposition approach to reduce memory requirements. Low-rank Sparse Tucker Decomposition (STD) is one such popular tensor decomposition technique used for numerous applications performing matrix operations.
e sparse representations may involve multiple indirect array accesses, making the problem hard; however, this is a necessary trade-o considering the reduction obtained in memory requirement.
Other works on optimizing GPU applications performing SpMV operations using the Tucker decomposition have focused on the dense matrix operations Choi et al. 2018a) , or a distributed memory system based STD approach targeting tensor-times-matrix operation Choi et al. 2018b; Kaya and Ucar 2016; Perros et al. 2015) . In contrast, we proposed several optimization techniques for the STD-based SpMV operations used in LiFE. Our data restructuring and computation partitioning optimizations could potentially be generalized and extended to other applications employing STD, although one would have to look for similar or other data pa erns.
Furthermore, other alternatives to STD such as Kronecker Product and CANDECOMP/PARAFAC methods could also potentially bene t from our optimizations.
CONCLUSIONS
We addressed challenges involved in optimizing the SpMV operations for large matrices in conjunction with a popular tensor decomposition technique, namely, Sparse Tucker Decomposition (STD). e matrices when represented using the STD technique involved several indirect accesses and exhibited poor performance. LiFE algorithm is a popular neuroscience application in which large-sparse matrices are represented using STD. Once these matrices were decomposed to a sparse-tensor format, the SpMV operations of LiFE were transformed into a complex sequence of operations, involving multiple indirect accesses.
First of all, we proposed target-independent optimization techniques to optimize matrix operations of LiFE such as:
(1) standard compiler optimizations to avoid redundant computations, (2) a custom data restructuring technique to exploit data reuse and minimize the downsides of irregular accesses; this optimization in turn made other optimizations valid and fruitful, and (3) methods to partition computation among threads to exploit coarse-grained parallelism while reducing synchronization overhead. en we presented target-speci c optimizations for CPU and GPU systems. e CPU-speci c optimizations that we incorporated includes e cient synchronization-free thread scheduling and mapping appropriate code fragments to a BLAS call in the SpMV operations. Our highly optimized parallel CPU implementation utilized the target-independent optimizations and tailored these CPU-speci c optimizations for LiFE application to obtain a speedup of 27.12× over the original sequential CPU approach (running on 16 core Intel Xeon Silver system). We also extend the PolyMage DSL to automatically generate an optimized CPU code for the SpMV operations of the LiFE as a proof-of-concept. Next, we presented GPU-speci c optimizations such as: (1) exploiting ne-grained parallelism by utilizing shared memory and the shu e instruction, (2) map multiple computations to a single thread block to exploit additional data reuse, and (3) transform loops to minimize synchronization. We utilized target-independent optimizations and tailored these GPU-speci c optimizations to optimize the SpMV operations of the LiFE application, which when executed on an NVIDIA's GeForce RTX 2080 Ti GPU, achieved speedups of 5.2× and 1.87× respectively over an existing optimized GPU implementation and over the ReAl-LiFE implementation. In the future, we plan to extend our work to support other STD-based applications, and to also design domain-speci c abstractions and code generation support in existing frameworks to automate these tasks.
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